Project DescriptionThis project will focus on automated creation of designs using the higher level synthesis and place and route tools. As mentioned earlier in the class, we will be creating a small ALU. In this processor design Verilog was used within a Cadence environment.
The following is provided in the document :
|
ALU FunctionsThe data path is 24-bits wide
Project Documentation |